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ABSTRACT
Chunchu, Vinay Kumar. M.S.E.E., Department of Electrical Engineering, Wright State
University, 2017. Layout implementation of 10-bit 1.2 GS/s Digital-to-Analog
Converter in 90 nm CMOS.

Digital-to-analog converters are the interface circuits between digital and analog
domains. They are used in data communication applications and different sorts of
applications where transformation amongst digital and analog signals is needed. Highspeed data converters are needed to match the bandwidth demands of the present-day
communication systems.
This thesis presents the layout implementation of a 10-bit current steering DAC with a
sampling rate of about 1.2 GS/s using CMOS 90 nm technology. Current steering DAC
topology is used in high-speed applications. The DAC in this thesis is designed using a
segmented architecture in which 4 LSB current cells are binary weighted and 6 MSB
current cells are thermometer encoded. The issues with the mixed signal layout were
discussed. The schematic design does not consider the effect of parasitic resistance and
capacitance whereas the layout does. The performance of the schematic and layout
designs of the sub-circuits was compared.
Post layout simulations of the implemented current steering DAC were performed in
Cadence with 1.2 GHz clock and 55.07 MHz input signal. The simulations show that
the DAC is functional and comparisons between the layout and schematic were
presented.
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Chapter1: Introduction

1.1

Data Converters

The world we live in is analog and any input signal we can perceive is analog. However,
analog signals are subjected to deterioration and are more likely to get affected by noise
which degrades the accuracy during transmission. Whereas the digital signals are
immune to noise and less affected during transmission. Hence there is a need for
conversion between analog and digital signals in signal processing. Circuits which
perform this conversion (analog signal to digital and vice versa) are called data
converters. An Analog to Digital Converter (ADC) converts analog signal to discrete
time or digital signal. A Digital to Analog Converter (DAC) converts digital signal to
analog signal. Block diagram of a typical signal processing system is shown in Figure
1.1. Pre-processing block will consist of filters, an automatic gain control circuit, and
an ADC. Generally, the components in this block are designed with speed and accuracy.
The signal from the pre-processing block is fed to digital signal processing block. The
components of the digital signal processing block include general purpose processors
(GPP), micro-controllers, programmable logic (PLD, FPGA). The last block is the postprocessing block which converts the digital signal to analog using DAC and then the
signal is filtered and amplified [2].

Figure 1.1: A typical block diagram of a signal processing system.
1

Bandwidth and speed are the most important considerations that influence the
performance of a signal processing system. Other considerations are cost, power
consumption, and integration. Digital to analog converters are implemented using
BiCMOS technologies in the past. The disadvantage of these technologies is that the
cost and power. The trend now changed to CMOS technologies which are cheaper,
consume less power, and allow large integration. CMOS technologies provide reliable
and compact system solutions.

1.2

Introduction and Characterization of Digital to Analog
Converters

DAC takes digital input from the digital signal processing system and converts it into
an equivalent analog signal by scaling a reference. The reference signal may be current
or voltage. Generally, most DACs use analog voltage signal as the reference.

Figure1.2 Block diagram of the digital-to-analog converter
A block diagram of a DAC with voltage reference 𝑉𝑅𝐸𝐹 is shown in figure 1.2. A digital
word D of N-bits (𝑏0 , 𝑏1 , … … . , 𝑏𝑁−2 , 𝑏𝑁−1 ) scales the reference voltage and produces
an analog voltage 𝑣𝑂𝑈𝑇 . The bit 𝑏0 is the LSB and 𝑏𝑁−1 is the MSB. Here, the number
of input bits N is called the resolution of the DAC. These N bits will produce 2𝑁 input
combinations which are mapped to distinct analog voltages. The output voltage can be
expressed as
𝑣𝑂𝑈𝑇 = 𝑉𝑅𝐸𝐹 (

2

𝐷
)
2𝑁

(1.1)

The digital word is given by
𝑁−1
0

1

2

𝑁−1

𝐷 = 2 𝑏0 + 2 𝑏1 + 2 𝑏2 + ⋯ + 2

(1.2)
𝑚

𝑏𝑁−1 = ∑ 2 𝑏𝑚
𝑚=0

In digital input, the bit 𝑏0 is called the Least Significant Bit (LSB). When discussing
data converters, the term LSB defines the smallest possible change in the analog output
voltage. One LSB can be defined as
𝐿𝑆𝐵 =

𝑉𝑅𝐸𝐹
2𝑁

(1.3)

For one bit increase in the digital word the output of the DAC increases by one LSB.
The analog output for the smallest digital word with all ‘0’ is 0 volts and for the largest
digital word with all ‘1’s is one LSB less than 𝑉𝑅𝐸𝐹 . The difference between the largest
and smallest output voltage is defined as the full-scale range. The full scale of a DAC
can be expressed as
𝐹𝑆 = 𝑉𝑅𝐸𝐹 − 𝐿𝑆𝐵 = 𝑉𝑅𝐸𝐹 (1 −

1
)
2𝑁

(1.4)

2𝑁 − 1
= ( 𝑁 ) 𝑉𝑅𝐸𝐹
2

Let us consider a 3-bit DAC with 𝑉𝑅𝐸𝐹 = 1 𝑣𝑜𝑙𝑡 as an example. The resolution is N=3
bits which produce 23 = 8 digital inputs (000, 001, …. 111). Each of these 8 digital
words is mapped to a unique analog output separated by 1LSB. The value of 1LSB in
this case is 1𝐿𝑆𝐵 =

1 𝑉𝑜𝑙𝑡
23

= 0.125𝑣𝑜𝑙𝑡𝑠. The analog output 𝑣𝑂𝑈𝑇 for the digital input

word 000 is 0 volts and for 111 is

7∗1𝑣𝑜𝑙𝑡
8

= 0.875 𝑣𝑜𝑙𝑡𝑠. Therefore, the full-scale range

of the 3bit DAC is FS = 0.875volts. Figure 1.3 shows the transfer characteristics of an
ideal 3-bit DAC.

3

Figure 1.3 Ideal transfer characteristics of a 3-bit DAC.

1.3

Static Errors in DAC

An ideal DAC should convert each digital word to a unique analog output signal as
shown in figure 1.3. Any deviations from the ideal transfer characteristics give staticconversion errors. Offset errors, gain errors, integral nonlinearity (INL) and differential
nonlinearity (DNL) fall into the category of static errors. Generally, each of these errors
can be expressed in LSBs or percent full-scale range (%FSR) [3]. These errors
determine the accuracy of a DAC.

1.3.1 Offset Error
Offset error of a DAC is the difference between the actual and ideal output
characteristics measured at each code. If a DAC has an offset error, then all the output
signals are constantly shifted to a different value from the ideal value. Offset error for
a 3-bit DAC is illustrated in figure 1.4. For the digital word 𝐷0 = 000 the analog output
should be 0 V. But the DACs offset error causes the output to be something other than

4

0V. This error can be compensated for by a trimming process or by shifting the output
characteristics vertically.

Figure1.4 Illustration of offset error for a 3-bit DAC.

1.3.2 Gain Error
Gain error is the difference between the slopes of the best-fit line through the ideal
characteristics and the actual characteristics of a DAC [4]. This error is proportional to
the output voltage of the DAC. The gain error can also be compensated by trimming
process.
Offset error and gain error do not have much impact on the performance of the DAC.
Figure 1.5 illustrates the Gain error of a 3-bit DAC.

5

Figure1.5 Illustration of gain error for a 3-bit DAC.

1.3.3 Static Linearity Errors
The static linearity errors that effect the performance of a DAC are Differential
nonlinearity (DNL) and Integral nonlinearity (INL). The source of static linearity errors
is the mismatch in the components used to build the DAC. DNL and INL are measured
at each code and the worst case DNL/INL is considered the DNL/INL error of the DAC.
DNL and INL are expressed in terms of LSBs. These are described below in detail.
Differential nonlinearity (DNL): DNL is the difference between the actual increment
in output from the previous code to the ideal increment (1LSB). Zero DNL indicates
that the actual increment is equal to 1 LSB which is the ideal increment at each code.
If the increment is 1.5 LSB then the DNL is 0.5 LSB. For accurate results, the DAC
1

should have less than ± 2 LSB of DNL. If the DNL is negative, then the DAC becomes
nonmonotonic. It means that the output of the DAC shows a downward trend for an
increase in input. DAC output should always increase monotonically to avoid errors. In
monotonic DAC the analog output always increases or remains constant with respect
6

to the digital input. DNL error and nonmonotonicity of a 3-bit DAC is depicted in figure
1.6. The DNL at code k is expressed as
𝑎𝑐𝑡𝑢𝑎𝑙
𝐷𝑁𝐿𝑘 = 𝑉𝑘𝑎𝑐𝑡𝑢𝑎𝑙 − 𝑉𝑘−1
− 1𝐿𝑆𝐵

(1.5)

𝑎𝑐𝑡𝑢𝑎𝑙
Where 𝑉𝑘+1
𝑎𝑛𝑑 𝑉𝑘𝑎𝑐𝑡𝑢𝑎𝑙 are the analog outputs corresponding to adjacent codes of

the DAC. Normalized form of the DNL with respect to step size is given by
𝑎𝑐𝑡𝑢𝑎𝑙
𝑉𝑘𝑎𝑐𝑡𝑢𝑎𝑙 − 𝑉𝑘−1
− 1𝐿𝑆𝐵
𝐷𝑁𝐿𝑘 =
1𝐿𝑆𝐵

(1.6)

Integral nonlinearity (INL): It is defined as how far the actual output is away from
the ideal output. Drawing a straight line connecting the ideal output values and
calculating the output deviation from it gives the INL at a code. The name ‘integral
nonlinearity’ at a code indicates that it is the summation of differential nonlinearities
1

from starting to that code. INL of 0.25LSB indicates that the output is 4 𝐿𝑆𝐵 away from
1

the ideal value. Like DNL, INL should also be less than± 2 𝐿𝑆𝐵. Figure 1.6 shows how
to measure the INL error. INL can be expressed as

𝐼𝑁𝐿𝑘 = 𝑉𝑘𝑎𝑐𝑡𝑢𝑎𝑙 − 𝑉𝑘𝑖𝑑𝑒𝑎𝑙

(1.7)

Where, 𝑉𝑘𝑎𝑐𝑡𝑢𝑎𝑙 𝑎𝑛𝑑 𝑉𝑘𝑖𝑑𝑒𝑎𝑙 are the actual and ideal analog outputs of the DAC. The
normalized INL with respect to step size LSB is given by

𝐼𝑁𝐿𝑘 =

𝑉𝑘𝑎𝑐𝑡𝑢𝑎𝑙 − 𝑉𝑘𝑖𝑑𝑒𝑎𝑙
1𝐿𝑆𝐵

7

(1.8)

Figure 1.6 DNL, INL error and nonmonotonicity of a 3-bit DAC.

1.4 Frequency Domain characteristics
The frequency domain characteristics that are used to determine the converter
performance are signal-to-noise ratio (SNR) and spurious-free-dynamic range (SFDR).
These are determined by applying a sinewave input signal to the converter. The peakto-peak amplitude of the applied sine wave must be equal to the full- scale reference
voltage of the converter. The SNR and SFDR are calculated from DFT plot.

1.4.1 Signal-to-noise ratio
Signal-to-noise ratio (SNR) is the ratio of input signal power to the noise power. The
input to the converter is a full-scale sinusoidal signal with a certain frequency. The
noise here is the quantization noise and the noise produced by the components in the
circuit. The harmonic components are excluded while measuring the SNR. SNR is
commonly expressed in dBs. The 𝑆𝑁𝑅𝑑𝐵 of an N-bit DAC is given by
𝑆𝑁𝑅𝑑𝐵 = 10𝑙𝑜𝑔 (

𝑃𝑆
) = 6.02 𝑁 + 1.76 𝑑𝐵
𝑃𝑁
8

(1.9)

Where, 𝑃𝑆 is the signal power and 𝑃𝑁 is the noise power [6]. It is evident from the
above equation that for every single bit increase in resolution the SNR increases by
approximately 6 dB.

1.4.2 Spurious Free Dynamic Range
The spurious free dynamic range is the difference between the power (in dB) of the
fundamental signal and largest spur excluding the input signal and DC component. The
largest spur may or may not be a harmonic of the fundamental signal. Spur is a
distortion component which can be caused by harmonic or intermodulation distortion,
clock feedthrough etc. [7].
𝑆𝐹𝐷𝑅 = 𝑆𝑖𝑔𝑛𝑎𝑙 𝑝𝑜𝑤𝑒𝑟(𝑑𝐵) − 𝐿𝑎𝑟𝑔𝑒𝑠𝑡 𝑠𝑝𝑢𝑟 𝑝𝑜𝑤𝑒𝑟(𝑑𝐵)

(1.10)

It is measured by plotting the FFT of the analog output. Figure 1.8 shows the
measurement of SFDR from the FFT.

Figure 1.7 SFDR measurement from FFT plot.
9

1.4.3 Effective Number of Bits
The effective number of bits (ENOB) indicates the quality of a digital to analog
converter. Noise and distortion present in the DAC reduce its resolution from its ideal
resolution. ENOB specifies the resolution of an ideal DAC that would have the same
resolution as the DAC under consideration. The formula for ENOB of a non-ideal DAC
can be deduced from the SNR equation.
𝐸𝑁𝑂𝐵 =

𝑆𝑁𝑅𝑑𝐵 − 1.76
6.02

1.11

Replacing SNR with SFDR gives ENOB in terms of SFDR
𝐸𝑁𝑂𝐵 =

𝑆𝐹𝐷𝑅𝑑𝐵 − 1.76
6.02

1.5 DAC architectures
This section presents a brief discussion on different DAC architectures. Each
architecture is designed based on different scaling method. The three scaling methods
are voltage scaling, current scaling, and charge scaling. A suitable architecture is
selected based on its performance and application in digital signal processing systems.

1.5.1 Resistor string DAC
Resistor string architecture is based on the voltage scaling method. It is the simplest
architecture with 2𝑁 identical resistors connected in series and switches controlled by
the digital input. Voltage division of the resistors gives the analog output.
This architecture is inherently monotonic in nature. On the other hand, for a large
resolution, the DAC require more area and a large parasitic capacitance appears at the
output. This makes the DAC slower. In addition, it is difficult to match a large number
of identical resistors.

1.5.2 Binary-weighted resistor DAC
Binary-weighted resistor DAC uses current scaling method. It consists of N resistors.
The advantage of this DAC is that it is fast, and the effect of parasitic capacitance is
less compared to the previous architecture. However, the DAC requires large value

10

1.12

spread for the resistors which lead to poor matching. Moreover, the binary-weighted
architecture is nonmonotonic in nature.
The improved version of the above architecture is the R-2R ladder implementation of
the binary-weighted resistor DAC. The large component spread is not required since it
is designed with only two resistor values R and 2R.

1.5.3 Charge scaling DAC
This type of DAC consists of a charge scaling network. The charge scaling DAC is
implemented with a capacitor array that divides the total applied charge. This
configuration is simple, and it provides good accuracy. The disadvantage is that the opamp used in this configuration may limit the speed. Besides, charge-feedthrough is a
problem in this design.

1.5.4 Current steering DAC
Current steering DACs are popular for their high speed, low power consumption, small
size. Hence, they are used in high speed and high-resolution applications. Current
steering DAC uses different current sources instead of dividing the reference current.
The current sources are implemented using CMOS transistors. The current switches
steer the current of each source to the output. Load resistors are connected to the output
of all the current sources to convert the output current to voltage. The two possible
implementations of the current steering DAC are binary-weighted architecture and
thermometer-encoded (unary) architecture.
An N-bit binary-weighted current steering DAC consists of N current sources. The LSB
current is I and for each additional bit, the current doubles. In other words, if the LSB
current is I then the MSB current for an N-bit DAC is 2𝑁−1 I. The binary-weighted
architecture is simple to implement. It also requires small area and less power
consumption. The disadvantage of the binary weighted DAC is the presence of large
glitch due to switching of current sources. Moreover, the differential nonlinearity
(DNL) of the converter is large especially at the middle code transition [8].
Consequently, the dynamic performance of the DAC reduces. This architecture requires
great matching between the binary-weighted current sources. In addition, the
monotonicity of the DAC is not guaranteed [6].
11

On the other hand, a thermometer-encoded DAC with N-bit resolution uses 2𝑁 − 1
equal current sources with a unit current I. All the unit current sources are controlled
by thermometer code. The thermometer code is generated from the binary input using
a thermometer encoder circuit. The switching activity is reduced by employing the
thermometer code architecture. For each bit increase, single unit current source is
switched. This improves the differential nonlinearity (DNL) and reduces the glitch. The
matching requirement is relaxed considerably compared to the binary-weighted DAC
[21]. Another advantage is that the monotonic behavior is guaranteed in this
architecture. The major drawback of this architecture is the complexity, large area, and
power consumption. The thermometer encoder circuit adds complexity and consumes
large power. For higher resolutions, the DAC needs a large number of current sources.
This increases the area of the DAC.
The binary-weighted and the thermometer encoded DAC architectures are shown in
figures 1.8 and 1.9 respectively.

Figure 1.8: Binary-weighted current steering DAC architecture.
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Figure 1.9: Thermometer encoded (unary) current steering DAC architecture.
Upon observing the merits and demerits of the binary-weighted and thermometer
encoded current steering DAC’s, it is possible to combine the two architectures to make
use of the advantages furnished by both. This is called the segmentation of DAC’s. The
segmented design consists of two sub-DAC’s, thermometer encoded DAC for MSB’s
and binary-weighted DAC for LSB’s. 0% segmentation represents a fully binary DAC
and 100% segmentation represents a full thermometer encoded DAC. An optimal
segmentation should be chosen by considering the area, DNL, and power. For a 10-bit
DAC, the optimized segmentation is approximately 30%-70% [21] [22].

1.6 Thesis objective
The schematic design of the 10-bit Current steering DAC is presented in [1]. The
schematic design does not consider the parasitic capacitances and resistances. The
delays associated with these parasitics also neglected. A physical layout considers all
the non-idealities.
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The objective of the thesis is to implement the custom layout of a 10-bit current steering
digital to analog converter in CMOS 90 nm technology. The fundamental circuit to
design the current steering DAC is the current cell. The mismatch problems to achieve
the accuracy of the current cell are discussed. Further, the circuits required to build the
DAC are discussed. Various analog layout design techniques to achieve the best
possible results are presented.
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Chapter 2: Layout Design Techniques

2.1 Layout Techniques
The CMOS mixed-signal IC design process includes defining the circuit specifications,
hand calculations and schematic circuit design, circuit simulations, circuit layout,
fabrication and testing [11]. Among all these steps, the physical layout is the important
and challenging process as the parasitics and process variation come into play. These
parasitics and process variation may alter the specifications of the circuit. In order to
have a good IC, the parasitics and process variation has to be minimized while
designing the layout. To accomplish this, proper layout design techniques have to be
employed. Especially, analog circuits demand more layout strategies to minimize
effects such as mismatches, crosstalk, noise, etc. This section discusses the techniques
to draw the layout of different CMOS layers.
Basic CMOS layers include the well, metal layers, active and poly layers. Each of the
layers will have different parasitic capacitances and resistances associated with it. We
need to follow the design rules like minimum width and minimum spacing to avoid
errors. These design rules and techniques are discussed in the following sections.

2.1.1 Design Rules
The width and length of each device (ex: transistor, resistor, capacitor) are determined
by the circuit specification [12]. But, most of the other dimensions are decided by a set
of “design rules”. These design rules ensure proper device and interconnect fabrication
while processing. The design rules are determined by the technology used.
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The design rules are:
Minimum width: The widths and lengths of each device and interconnect will have a
minimum value while doing the layout. If we draw less than the minimum value, it may
break or suffer from large local resistance due to fabrication tolerances.
Minimum Spacing: A minimum spacing is required between the geometries in the
layout. For example, if two metal1 lines are close to each other, they may get shorted.
Minimum Enclosure: Some geometries may require being enclosed with a minimum
value. For example, a contact must be enclosed within the n+ or p+ implant with enough
margin. As technologies scale, these design rules must be decreased accordingly.

2.1.2 Metal and Poly Layers
The metal layers connect all the components (MOSFETs, resistors, capacitors etc.) in
an integrated circuit. The number of metal layers depends on the CMOS technology.
There is always a parasitic resistance and capacitance associated with the metal layers.
These parasitics may influence the speed, power consumption and noise of the circuit.
Metal layers are characterized by sheet resistance. The lower level metal has more sheet
resistance compared to the upper-level metal layer. Top layers are thicker than the
bottom layers of metal.
Generally, top layers of metal are used for power (Vdd and ground) and clock routing.
Using the metal thicker than the minimum size for routing the power and ground rails,
minimizes the resistance and metal electromigration. Metal contacts and vias also have
associated contact resistance. Using multiple contacts as shown in figure1, and
increasing the metal overlap will reduce the contact resistance.
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Figure 2.1: Multiple vias for Low-contact resistance.
There are mutual capacitance and inductance between two conductors which causes the
unwanted interference called cross-talk [11]. It can be reduced by increasing the
distance between the conductors. Sensitive signals can be shielded by placing ground
lines between the signal lines to reduce the effect of noise on the signal [12]. Designing
a good floor plan of the components in the layout reduces the length of the metal
routing.
Poly is used to form the gate of the MOSFET. The Poly layer can also be used as a wire
like the metals. However, its sheet resistance is much larger than the metal layers which
causes more delay. Therefore, it is used for routing in very rare situations.

2.1.3 Resistors
Generally, the resistance of the resistor depends on the temperature behavior, voltage
coefficient etc. These may affect the resistance value of the resistor. For polysilicon
resistors, the matching characteristics are better than others and give the best
performance when precision resistive ratios are required. For this reason, polysilicon
resistors are generally preferred in the circuits which require precision.
Furthermore, self-heating is the phenomena which occur in resistors due to different
current densities that flow in the resistors. Larger width and length than the minimum
dimensions give better matching and the effect of self-heating in resistors. In other
words, for a particular value of resistance, the resistor with larger area dissipates heat
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better than the resistor with the smaller area.

2.1.4 Transistor Layout
Poly over active area forms the MOSFET. When laying out the MOSFET, using
multiple contacts than single contact for source and drain minimizes the parasitic
resistance and capacitance. The orientation of the transistors is also important in analog
layout design for better matching especially for the differential pair of transistors. Even
though, we can't achieve 100% matching, if we do not pay attention to the orientation,
the matching greatly suffers because many lithographic steps act differently along
different axes.
For transistors with large widths and lengths, transistor layout with multiple fingers
gives better performance. Using multi-finger transistors gives us more flexibility so that
the transistors can fit better into the overall layout. When we use multiple fingers, the
gates will be in parallel this leads to the reduction of the gate resistance and channel
resistance. It minimizes the noise and maximizes speed.

2.1.5 Power supply and ground connections
Generally, if a conductor carries high currents it results in metal electromigration. It
causes the change in conductor dimensions, resistance variations etc. When routing the
power and ground supply lines, the routing metal is used with higher width than the
minimum allowable width. This width depends on the current density of the metal used
for routing. Using the top metal layers to route the Vdd and Vss can reduce the voltage
drop due to parasitics. Also, use as many connections as possible for power and ground
supplies and I/O pins.
In mixed signal design, noise from digital circuitry is injected to the sensitive analog
circuitry through the power supply and ground connections. Sharing the same
interconnect between analog and digital circuitry for power and ground connections can
result in significant interference [11] which degrades the performance of sensitive
analog parts. Providing separate routing for the power and ground for both the analog
and digital circuits can reduce the interference. Above all, a good floor plan is required
for better routing and less area.
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2.1.6 Monte Carlo simulation of Device mismatches and
Process Variation
When an integrated circuit (IC) is fabricated, it undergoes many processes like
oxidation, diffusion, ion implantation etc. The properties of the devices in the IC are
affected during these processes. The device parameters may vary slightly from the
original values we give when designing the circuit and layout. This is called the process
variation.
Generally, in a MOSFET, the parameters that vary due to process variation are oxide
thickness, doping concentration etc. As a result, the threshold voltage Vt of the
transistor may vary. Also, the effective width and length can vary. When we consider
the whole circuit, the currents and voltages may differ from the desired results due to
the process variation in the devices.
Moreover, when two identical devices are used in the CMOS circuits, for example,
identical transistors in current mirror circuit or identical resistors or capacitors in any
other circuits, we may not get the same value. It is because there may be random
variations in the identical devices which causes the physical quantities of the devices to
vary. These small random variations are called the mismatch between the devices. Most
of the high-performance analog circuits need to have good matching between the
devices. Due to the mismatch between the identically designed devices the linearity of
the DAC will be affected.
It is a challenging task for the designer to predict the behavior and analyze the results
of the circuit due to these random mismatch errors in the devices. Monte Carlo analysis
provides us to simulate and analyze the process variation and mismatch. It gives the
statistical data about the mismatch and process variation and how they affect the entire
circuit. Monte Carlo simulation is performed for a number of samples to find the
process variation and mismatch errors.
Due to their nonlinear behavior, modeling the variation of transistors is a bit difficult.
There are some methodologies developed in literature around Monte Carlo simulation
to analyze the mismatch in analog circuits [13] [14] [15]. Proper measures must be
taken to mitigate the effect of these variations to achieve the desired performance in
CMOS circuits.
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Generally, Analog, RF and High-frequency circuits require matching between the
identical devices for accurate results. For example, the input transistors of a differential
amplifier and current mirror etc. Theoretically, the two devices with the same
dimensions will have the identical electrical properties. But, there is always the
mismatch. There are some layout techniques to have better matching between devices.
Asymmetry of the identical structures also causes the mismatch between the devices.
Adding dummy devices to the sides of the axis of symmetry can improve the matching.
Gradients along the X and Y- axis is another problem causing the mismatch. This error
is alleviated by using a 'common-centroid' configuration of the devices so that the
gradients along both axes is canceled [11]. The techniques are applied to both active
and passive devices.
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Chapter 3: Current Steering DAC

3.1 DAC implementation
It is discussed in the previous sections that the current steering DAC architecture is
preferred for high speed and high bandwidth applications. Moreover, high resolutions
can be achieved with current steering architectures. A 10-bit segmented current steering
DAC is designed in this thesis.
Figure 3.1 shows the block diagram of the designed current steering DAC. The 10-bit
DAC is implemented using two sub-DACs. The four LSBs B0, B1, B2, and B3 are
inputted to a 4-bit binary-weighted sub-DAC. Whereas the six MSBs (B4, B5, B6, B7,
B8, and B9) are loaded onto a thermometer encoded sub-DAC. The 6-bit thermometer
encoded sub-DAC consists of 63 unary current cells. These current cells are arranged
in an 8x8 array to reduce the decoder complexity. Two 3-bit binary to thermometer
encoders are used in which, one is used to address the columns and the other one is used
to address the rows of the current cell matrix. The binary bits B4, B5, and B6 are given
to the column encoder. Whereas the bits B7, B8, and B9 are given to the row encoder.
The encoder produces 8 thermometer bit control signal to address the current cells in
the array. To minimize the difference in delay time between the control signals a buffer
array is placed after the thermometer encoder in the input path for 6-bit sub-DAC and
a dummy decoder is placed in the binary-weighted input path for 4-bit sub-DAC [1]
[10].
Each current cell in the array consists of a local decoder, latch, switch driver, and a
differential current source. Each of these sub-circuits is discussed in further sections.
The outputs of the thermometer encoder are sent to the local decoder. The local decoder
outputs are given to the latch. The latch further minimizes the timing error of the control
signals. A switch driver receives the outputs of the latch and produces control signals
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to drive the differential current switches. The differential current switches are
connected to a cascode current source which produces the unary current. This current
is steered by the switches to the differential outputs 𝐼𝑜𝑢𝑡 and 𝐼𝑜𝑢𝑡 as shown in the block
diagram. The output currents of binary-weighted and thermometer encoded sub-DACs
̅ are then converted to voltage
are summed together. The output currents 𝐼𝑜𝑢𝑡 and 𝐼𝑜𝑢𝑡
𝑉𝑜𝑢𝑡 and 𝑉𝑜𝑢𝑡 respectively through the load resistors connected at the end of each
current cell. The other end of the load resistors is connected to the reference voltage.
The analog output voltage of the DAC can be found from equation 3.1 [1].
𝑉𝑜𝑢𝑡 = 𝑉𝑟𝑒𝑓 − 𝐼𝑜𝑢𝑡 𝑅𝐿

Figure 3.1: 10-bit Current steering DAC block diagram showing the 6-bit
thermometer encoded sub-DAC and 4-bit binary weighted sub-DAC.
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(3.1)

Figure 3.2: Current cell with the local decoder, latch, and switch driver.
The current cell diagram is shown in figure 3.2. The design of the local decoder, latch,
switch driver circuit, and current source are discussed in further sections.
The LSB sub-DAC consists of four binary-weighted current cells which produce
currents I, 2I, 4I and 8I for the bits B0, B1, B2, and B3 respectively. Whereas the current
cells in the array of thermometer encoded MSB sub-DAC produce a current of 16I. The
full-scale current is set to 10mA with 500mV full-scale voltage and 50Ω load resistors.
Then, the LSB current is found by dividing the full-scale current by 210 and is given by
9.76 µA. The remaining currents are 19.53 µA, 39.06 µA, 78.12 µA, and 156.25 µA
[1].

3.2 Building blocks used in the design
The following sections describe the design and implementation of the sub-circuits used
in current steering DAC design.

3.2.1 Thermometer Encoder
Thermometer encoder is the first block in this design. It converts the binary input to a
thermometer code. In this design, two thermometer encoders are to address the rows
and columns of the current cell matrix. Using two encoders helps us to reduce the
complexity of addressing the current cells [1].
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The binary code and the corresponding thermometer code are shown in table 4.1. In
general, an n-bit binary code has (2𝑛 − 1) bits in thermometer code. The logical
expression for each of the thermometer bit is obtained from K-map or by observing the
pattern in the output. Table 4.2 shows the logical equations for thermometer output.
Table 3.1: Binary code vs Thermometer code
Binary code Thermometer code
CBA

T7T6T5T4T3T2T1

000

0000000

001

0000001

010

0000011

011

0000111

100

0001111

101

0011111

110

0111111

111

1111111

Table 3.2: Logical equations
Thermometer

Logical

code bits

equation

T1

𝐶+𝐵+𝐴

T2

𝐶+𝐵

T3

𝐶 + (𝐵. 𝐴)

T4

𝐶

T5

𝐶. (𝐵 + 𝐴)

T6

𝐶. 𝐵

T7

𝐶. 𝐵. 𝐴

In the equations, C is the MSB and A is the LSB of the binary code. The thermometer
encoder outputs are in AND and OR logic. These equations can be rearranged to realize
the output in NAND and NOR logic. AND and OR gates have more delay and require
more area compared to NAND and NOR gates. Therefore, NAND and NOR gates are
used to implement the thermometer encoder circuit for less delay. It is implemented in
two levels as shown in figure 3.3. The required number of transistors is also less
compared to AND and OR logic, hence it consumes less area. The size of the transistors
is designed to achieve high speed [1].
The schematic of the thermometer encoder is shown in figure 3.3 and its layout is shown
in figure 3.4. NAND gate is implemented with 5 fingers while NOR gate is
implemented with 3 fingers. The layout is implemented in two levels for routing
convenience. The logic gates, inputs and thermometer outputs are clearly highlighted
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in the figure. Input and output waveforms are shown in figure 3.5.

Figure 3.3: Gate-level schematic of Thermometer encoder

Figure 3.4: Thermometer encoder Layout implementation.
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Figure 3.5: Thermometer encoder output waveforms.

3.2.2 Local Decoder
The output of the thermometer encoder circuit is fed to the local decoder. The function
of the local decoder is to determine which cell in the current cell array should be
switched on based on the inputs (row, previous row, and column). The local decoder is
a simple digital circuit with an OR and NAND gate as shown in figure 3.6. The inverter
in the circuit is used to generate the differential output. The layout of the local decoder
is quite a simple circuit.

Figure 3.6: Gate-level schematic of local decoder.
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3.2.3 Latch design
Timing errors generated in the input circuitry cause significant distortion in the output
of the DAC. A latch is used to mitigate this problem. It receives input from the local
decoder and it switches the current cell switches by its synchronized output waveforms.
A single latch configuration, such as a cross-coupled CMOS inverter latch and Common
Mode Logic latch have several timing errors. For this reason, a master-slave latch
configuration is used so that the timing errors are relaxed [16].
Cadence schematic of the implemented master-slave latch is shown in figure 3.7.
Master latch is controlled by the negative clock (clk’) while the slave latch is controlled
by the positive clock. Pair of NMOS pass transistors which are controlled by the clock
signal is connected to the inputs of master and slave latch. The digital input signal enters
the circuit when the gate terminal of these pass transistors is at logic ‘high’ level. The
cross-coupled inverters hold the signal entered through the pass gates. The inverters
after the cross-coupled inverters drive the signal to the next stages [1].

Figure 3.7: Master-slave latch schematic.
Figure 3.8 shows the layout implementation of the above schematic. The master stage
and slave stage are highlighted in the rectangular boxes. The inverters used in the design
are with two fingers.

27

Figure 3.8: Layout implementation of Master-slave latch.
The differential input and output waveforms of the latch are shown in figure 3.9.
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Figure 3.9: Latch input and output waveforms.
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3.2.4 Switch Driver Design
Since current steering DAC is designed using an array of current sources, voltage
fluctuations in the current cells may affect the dynamic performance of the DAC. The
primary reason for the voltage fluctuations in current cells is the level of the crossing
point of the differential control signal which drives the differential switches of current
cells as explained in [17]. This control signal is generated by a simple ‘switch driver
circuit’. The current switch driver circuit is a crucial factor in a current-steering DAC
which influences its dynamic performance. The dynamic performance can be improved
by changing the crossing point of the control signal [17] [18]. This can be done in three
different ways. In the first method, the driver signal is delayed with some time. In the
second method, the rise and fall times are made different. In the last method, the voltage
swing of the control signals is reduced. In the first method, the delaying of the control
signal limits the use of a clock with high frequency and in the second method, the
differential output current delays of the current cell may differ due to different rise and
fall times of the differential control signal [18]. Again, this limits the speed and hence
the performance of the DAC. Therefore, the first two methods are not generally
preferred. In the last method, the rise and fall times are not modified, but the output
voltage swing is reduced by raising the logic low voltage from zero to a higher value.
In this thesis, the reduced swing switch driver circuit is used. It is a simple circuit with
two NMOS switches M1 and M2 controlled by the digital inputs as shown in figure
3.10. The current sink is designed using two cascode transistors M3 and M4. The idea
of having cascode structure increases the output impedance such that the current
becomes constant. The differential input to the switch driver comes from the differential
output of the latch sub-circuit. If we consider one of the differential paths when the
input to M1 is high, the NMOS switch turns on and a current Id flows through the
resistor and sinks to the current sink. This causes a voltage drop (0.4V in this case) in
the resistor and the output voltage will be reduced. When the input to the M1 transistor
is zero, the switch turns off and no current will flow through the resistor, causing the
output voltage to be Vdd.
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𝑂𝑢𝑡 = 𝑉𝑑𝑑 − 𝐼𝑑 𝑋𝑅
𝑂𝑢𝑡 = 1.2 − 147.074 µ𝐴 𝑋 2.71972𝐾Ω
⇒ 𝑂𝑢𝑡 = 0.8 𝑉𝑜𝑙𝑡𝑠
where, Out = Outp or Outn (in volts), Vdd = 1.2 V and R = 2.71972KΩ

Figure 3.10: Reduced swing switch driver circuit schematic.
[Note: Id is 147.074 µA and value of two resistors and two current sink transistors are
shown in the figure.]
In this switch driver circuit, the resistor and current sink transistors are designed such
that, the logic low voltage rose to 800mV while the logic high voltage is still 1.2V.
Furthermore, the output capacitance of the DAC depends on the input code. Due to this
code dependent nature, the output capacitance of the DAC varies. It is because the
output capacitance of the current sources in DAC changes with the switching (on/off)
action of the current switches. The main problem with the code dependent nature is the
charge feedthrough phenomena. This degrades the performance of the DAC. In a
current cell, the charge feedthrough is proportional to the gate to drain capacitance of
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switching transistor and to the swing of the signal controlling the switch [17] [19]. This
can be reduced by making the switch size of current cell smaller and limiting the swing
of the control signal. For this reason, the output swing of the switch driver is chosen to
be 0.4V i.e. from 0.8V to 1.2V. This makes the cross point of the control signals lies
slightly below the maximum voltage level such that the voltage fluctuation is
minimized [20].
The simulation results of the designed switch driver circuit are shown in figure.2.
Transient analysis is run for 8 ns. The signals inp and inn are the differential input
signals given to M1 and M2, respectively. The swing of the differential outputs outp
and outn are marked in figure 3.11.

Figure 3.11: Output waveform of switch driver which swings from 800mV to 1.2V

3.2.5 Switch driver Layout
Matching and accuracy are important in analog circuit design. Some analog layout
design techniques will help in reducing the errors and improve the performance of the
design.
Switch driver circuit layout is implemented in different ways using different techniques
and Monte Carlo simulations are run to see the matching and process variation. All
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these designs are compared, and the better design is chosen. Schematics and
corresponding layouts of switch driver using different techniques a followed by Monte
Carlo simulation and delay are shown below.

1) Basic Switch Driver Circuit Layout
Fig. 3.12 is the basic design of the switch driver circuit. The layout is implemented as
per the schematic without using any special analog layout techniques. The size of the
two current sink transistors T2 and T6 are too big compared to the resistors and
transistor switches. These transistors are placed in two rows and the resistors and
switches are placed beside the current sink transistor T2 in the upper row. The schematic
and the corresponding layout of this design are shown in figure 3.12.

(a)

(b)

Figure 3.12: (a) Schematic (b) Layout of switch driver circuit using method 1
The average delay of the circuit is measured from the simulation results. For outn, the
delay is calculated as 6.25ps and for outp it is 5.95ps. The simulated waveforms are
shown in figure 3.13. The rising and falling delays are marked on the waveforms of
differential outputs.
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Figure 3.13: Simulation results showing rising and falling delays of switch driver
using method1
Furthermore, the Monte Carlo simulation is run for 20 iterations to see the process
variation and mismatch of design1 and the waveforms are shown in the figure 3.14. The
mismatch variation for outp is 159.525mV and for outn 191.5055mV.

Figure 3.14: Monte Carlo simulation results of switch driver using method1 for 20
iterations
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2) Switch Driver Layout using Parallel resistors
In the second design, the resistance 2.71972 KΩ is realized using two parallel resistors
of 5.44028 KΩ. Its layout is implemented, and the Monte Carlo simulation is performed
to see the process variation and mismatch. The Layout is similar to the first design
except two parallel transistors added in the upper row. The schematic and corresponding
layout of this design are shown in figure 3.15.

(a)

(b)

Figure 3.15: (a) Schematic (b) Layout of switch driver circuit using method 2
The average delay of the circuit is measured from the simulation results shown in figure
3.16. For outn, the delay is calculated as 6.325ps and for outp, it is 6.325ps. The rising
and falling delays are marked on the waveforms of differential outputs.
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Figure 3.16: Simulation results showing rising and falling delays of switch driver
using method 2
Further, the Monte Carlo simulation is run for 20 samples to see the process variation
and mismatch of the above design and the waveforms are shown in figure 3.17. The
mismatch variation for outp is 105.7795mV and for outn 129.5528mV. There is almost
55mv decrease in the mismatch for outp and 60 mV decrease for outn from the previous
design.

Figure 3.17: Monte Carlo simulation results of switch driver using method 2 for 20
iterations
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3) Switch driver layout with parallel resistors in common centroid
pattern
In this design, the schematic is similar to the above circuit with two parallel transistors.
But, in the layout, the transistors are arranged in common centroid pattern

A
B

B
as
A

shown in figure 3.18 (b). The layout is more of a square shape, unlike the previous
designs. The Monte Carlo simulation is performed to see the mismatch.

(b)

(a)

Figure 3.18: (a) Schematic (b) Layout of switch driver circuit using method 3
The simulated waveforms for the average delay calculation are shown in figure 3.19.
The rising and falling delays are marked on the waveforms of differential outputs. For
outp, the delay is calculated as 5.065ps and for outn, it is 4.975ps.
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Figure 3.19: Simulation results showing rising and falling delays of switch driver
using method 3

Figure 3.20: Monte Carlo simulation results of switch driver using method 3 for 20
iterations
The Monte Carlo simulation results for 20 samples are shown in figure 3.20. The
mismatch variation for outp is 103.4686mV and for outn 129.6676mV. We can clearly
observe a small reduction in the mismatch for outp. As mentioned earlier, the common
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centroid pattern of the devices may reduce the gradients along both axes.

4) Switch driver layout with series resistor in common centroid pattern
In the next design, the resistance 2.71972 KΩ is realized using two series resistors of
1.35944 KΩ and the resistors are placed in common centroid pattern A| B| B| A along
the horizontal axis in the layout. Also, dummy resistors are placed on both the ends of
the resistors and a dummy poly strip is placed on either side of the two current sink
transistors. The schematic and layout of this design are shown in figure 3.21.

(a)

(b)

Figure 3.21: (a) Schematic (b) Layout of switch driver circuit using method 4
The average delay of the circuit is measured from the simulation results shown in figure
3.22. For outp, the delay is calculated as 6.24ps and for outn it is 6.23ps. The rising
and falling delays are marked on the waveforms of differential outputs.
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Figure 3.22: Simulation results showing rising and falling delays of switch driver
using method 4

Figure 3.23: Monte Carlo simulation results of switch driver using method 4 for 20
iterations
The Monte Carlo simulation results for 20 samples are shown in figure 3.23. The
mismatch variation for outp is 204.3332mV and for outn 147.1312mV. Clearly, the
process variation and mismatch of this design is more compared to the other designs.
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The simulation results of all the above designs are summarized in table.1
Table 3.3: Comparison table for switch driver designs with different techniques
S.N

Design Technique

o

Average

Average

Process variation for 20

Delay for

Delay for

cycles

outp(in ps) outn(in ps) outp(in mV) outn(in mV)
1.

Basic Switch Driver

5.95

6.25

151.53

191.51

6.325

6.325

105.78

129.55

5.065

4.975

103.47

129.67

6.24

6.23

204.33

147.13

Circuit Layout
2.

Switch Driver circuit
using Parallel
resistors

3.

Switch Driver Layout
with parallel resistors
in common centroid
pattern

4.

Switch Driver Layout
with series resistor in
common centroid
pattern

From the above comparison table, we can observe that, among all the designs, the
process variation in designs 2 and 3 is almost same and it is less compared to the other
designs. It is also evident that the design 3 has less delay to the outputs compared to
design 2. It uses a common centroid pattern

A B
for the resistors. As mentioned earlier
B A

the process gradients are canceled using this technique and it helps in improving the
matching between identical devices. For this purpose, this layout design is preferred.
Further, dummy poly strips are placed on either side of the current sink transistors and
the common centroid block of resistors in design3. Placing dummy poly helps in
minimizing the etching effects during fabrication. It is observed that the overall results
are remained almost same even after adding dummy elements to this design. The final
layout of this design is shown in the figure below.
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Figure 3.24: Layout of the final switch driver circuit.
From the above figure 3.24, we can also observe that the layout is more like a square
so that the routing and placement become easy in laying out the higher-level circuits.

3.2.6 Current Cell
The most important circuit in the current steering DAC design is current cell. The
purpose of the current cell is to generate the required current based on the input code
and to switch this current to the output node. This current is converted to the voltage at
the output node of the DAC. The performance of the current cell greatly affects the
performance of the DAC. For this reason, much care must be taken to design the current
cell so that the transistor mismatch and output impedance are improved.
Figure 3.25 shows the basic current cell structure with a current source connected to
differential transistor switches. Transistors M1 and M2 are CMOS switches and M3 is
the current source operated in the saturation region. The switches decide from which
of the two branches the current should be drawn, based on the control signals received
from the previous stages.
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Figure 3.25: The basic current cell with switch transistors and a current source.
This basic current cell architecture has some demerits that result in degraded
performance of the DAC. Several current cell architectures and their limitations are
discussed in [1] [16] [8].
Matching is a principal factor in current cell design. The parameters of the current
source transistors may vary due to process variation and random mismatch. As a result,
the drain current of the source transistor changes. The precision of current produced
depends on how well the transistors are matched. To improve matching, a statistical
approach is developed in [9]. It gives the relation between the size of the transistor and
matching given by equation 4.1 [1] [10].

(𝑊𝐿)𝑚𝑖𝑛

4𝐴2𝑉𝑇
𝐴𝛽2 + (
)
(𝑉𝐺𝑆 − 𝑉𝑇 )2
=
𝜎𝐼 2
2( 𝐼 )

with
W, L

width and length of the transistor respectively;

𝐴𝛽

current factor mismatch parameter;

𝐴𝑉𝑇

threshold voltage mismatch parameter;
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(3.1)

𝜎𝐼
𝐼

relative standard deviation of the current source;

The value of 𝐴𝛽 and 𝐴𝑉𝑇 depends on the process. In this process 𝐴𝛽 = 1%µ𝑚 and
𝐴𝑉𝑇 =3mVµ𝑚. The formula for relative standard deviation of the current source
maintain the INL of DAC to be less than 0.5LSB is given in [1] [10]. The

𝜎𝐼
𝐼

𝜎𝐼
𝐼

to

is calculated

as 0.52% to maintain high INL yield. Substituting these values and the overdrive
voltage (𝑉𝐺𝑆 − 𝑉𝑇 ) in equation 3.1 gives the minimum area of the current source
transistor for better matching.
The plot of the equation 3.1 in figure 3.26 represents the required minimum area versus
the overdrive voltage. It is evident from the plot that for large overdrive voltages, the
minimum required transistor area reduces. In contrast, a large overdrive voltage results
in a narrow headroom for other current cell transistors. For a given supply voltage, if
the resolution of the DAC increases with the same overdrive voltage, the required area
of the current source transistor increases. However, a modified current cell allows us to
use a large overdrive voltage. The overdrive voltage used in this design is 750 mV,
which results in minimum current source transistor area of 3µm [1].

Figure 3.26: Minimum current source area versus the overdrive voltage based on
matching conditions.
44

The dimensions (W and L) of the transistor can be calculated from the above determined
area and the current equation of a transistor in saturation. The current equation for
NMOS transistor in saturation is given by
𝐼𝐷𝑆 =

𝐾𝑛 𝑊
( ) (𝑉𝐺𝑆 − 𝑉𝑇𝑛 )2
2 𝐿

𝑤ℎ𝑒𝑟𝑒, 𝑉𝐺𝑆 > 𝑉𝑇𝑛 𝑎𝑛𝑑 𝑉𝐷𝑆 > (𝑉𝐺𝑆 − 𝑉𝑇𝑛 )

Here, 𝐾𝑛 is the process gain factor with value 300

µ𝐴
𝑉2

(3.2)

and the overdrive voltage (𝑉𝐺𝑆 −

𝑉𝑇𝑛 ) used is 0.75V. The current 𝐼𝐷𝑆 is replaced with the LSB current of the DAC i.e.
9.76µA which was calculated earlier. Now, solving the equation 3.2 for

𝑊
𝐿

gives 0.12.

From the minimum area (𝑊𝐿)𝑚𝑖𝑛 and width to length ratio, the current source
dimensions can be found. The estimated width is 0.6µm and the length is 5µm. The
calculated width and length are adjusted to get the required current. Adjusting the
current cell length to 6 µm improves the output impedance [1].
Furthermore, the output impedance of each current cell contributes to the overall
impedance of the DAC at the output node. This impedance depends on the number of
current cells switched on for a digital input code. The output impedance of the current
cell has an impact on INL specification of the DAC given by equation 3.3 [8].
𝐼𝑁𝐿 =

𝐼𝑢𝑛𝑖𝑡 𝑅𝐿2 𝑁 2
4𝑍𝑜𝑢𝑡

(3.3)

Here, 𝐼𝑢𝑛𝑖𝑡 is the LSB current, 𝑅𝐿 is the load resistor, N is the number of current
sources and 𝑍𝑜𝑢𝑡 is the output impedance of the current cell.
The output impedance of the current cell also affects the dynamic performance of the
DAC. The relation between the output impedance of the current cell to the SFDR of the
converter is given in [1] [5].
6(𝑁−2)+𝑆𝐹𝐷𝑅
20

𝑅𝑢𝑛𝑖𝑡 ≥ 𝑅𝐿 10

(3.4)

with 𝑅𝑢𝑛𝑖𝑡 the current cell output resistance, 𝑅𝐿 the load resistance and N is the
resolution. From the above equation, the output resistance of the current cell for a
specified SFDR can be estimated. For this design, with 65 dB SFDR and 50 Ω load
resistance the minimum required current cell output resistance is calculated to be 25
MΩ in [1].
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From the small signal output resistance of a MOS transistor, the drain current 𝐼𝐷 is
inversely proportional to the output resistance. If a unit current cell with current I have
25 MΩ output resistance, then the current cell with current 16I have much smaller
output resistance. The techniques to improve the current cell impedance are discussed
in further sections.

3.2.7 Current cell Implementation
The basic current cell architecture is shown in figure 3.25. As discussed previously, it
suffers from the finite output impedance and large parasitic capacitance of the current
source transistor. The current produced in the source transistor is not constant as
expected due to finite output impedance. Hence, this architecture is not preferred in
high-speed applications.
The best way of enhancing the output impedance of the current source transistor is to
use a cascode transistor M4 as shown in figure 3.27. The output resistance of the current
source without cascode transistor is 𝑟𝑑𝑠3 . With the cascoded architecture, the output
impedance becomes 𝑔𝑚4 𝑟𝑑𝑠4 𝑟𝑑𝑠3 . It is observed that the output impedance of the
current source is increased by a factor of 𝑔𝑚4 𝑟𝑑𝑠4 [2]. Furthermore, the cascode
transistor isolates the large output capacitance of the source transistor.
A change in the differential input of the switch transistors results in a glitch at the
common node between the switches and the current source. This glitch depends on the
parasitic capacitance at the node. Consequently, distortion occurs which impacts the
dynamic performance of the converter. The parasitic capacitance depends on the size
of the transistor. To reduce the distortion, sizes of the switches and cascode transistor
are made smaller. Further, the voltage variation at the common node should be
minimized. This is done by the switch driver circuit.
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Figure 3.27: Current cell with the cascoded current source.
The disadvantage of cascoded current source architecture is charge-feed through
problem. Charge-feedthrough depends on the input code. When the input changes, the
number of current cells turned on changes and hence the output capacitance changes.
The gate-drain capacitance of the switches induces a charge to the output node and the
voltage headroom is limited due to the lower supply voltage. Isolating the switch
transistors from the output node helps in reducing the charge-feedthrough problem. This
can be done by the current source architecture in figure 3.28 which uses a cascoded
current source with cascoded switch transistors.
Transistors M5 and M6 are placed between the switch transistors M1 and M2
respectively. The cascoded switch transistors isolate the switch transistors M1 and M2
from the output node. The advantage of this architecture other than reducing the chargefeedthrough is, it further enhances the output impedance of the current cell. Thick gate
oxide transistors are used for cascode switches to increase the voltage headroom. The
thick gate oxide transistor can be operated with high voltage.
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Figure 3.28: Cascode current cell architecture with cascode switches.
Comparisons between the above discussed architectures were made and presented in
[1] [17] for a given current requirement. According to [1] the basic current cell
architecture has an output resistance of 3.85 MΩ with 130nA current variation while
the cascoded architecture has 6.25 MΩ with 80nA current variation in the 500mV
operating range. Surprisingly, the third architecture with cascode switches has an output
resistance of 62.5MΩ with a current variation of 8nA. In addition, the current cell
operating range is shifted from 1.2V-700mV to 1.8V-1.3V.
The schematic results of the output current of the LSB current cell are shown in figure
3.29. The variation of the current is approximately 8nA in the 500mV operating range.
The results of the LSB current cell layout are shown in figure 3.30. It is observed that
the schematic and layout results are greatly matched.
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Figure 3.29: Output current waveform of the LSB current cell schematic.
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Figure 3.30: Output current waveform of the LSB current cell layout.
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The layout of the current cell is analyzed using Monte Carlo analysis to see if the current
cell satisfied the matching considerations. Monte Carlo simulation was performed for
20 iterations and the results are presented in figure 3.31. The worst-case outputs are
11.45µA and 8.03µA.

Figure 3.31: Monte Carlo simulation result of LSB current cell layout.
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3.3 Layout implementation of the DAC
As discussed previously, the 4-bit binary weighted sub DAC is designed with current
cells that produce currents I, 2I, 4I, and 8I. The current cell with input B0 is the LSB
current cell. The outputs of the four current cells are connected as shown in the
schematic circuit in figure 3.32. This common output is then connected to the load
resistors. The layout of this circuit is shown in figure 3.33. It can be seen that the current
source transistor area increases for each additional bit.

Figure 3.32: Cadence schematic of the 4-bit binary weighted sub DAC.

Figure 3.33: Layout implementation of the 4-bit sub DAC.
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The schematic circuit of the overall design is shown in figure 3.34. The output currents
of 4-bit binary weighted sub-DAC and the6-bit thermometer encoded sub-DAC are
connected. This gives the output current of the 10-bit DAC. The summed output current
is then converted to voltage through the load resistors.

Figure 3.34: Cadence schematic of the 10-bit current steering DAC.
It is discussed in chapter2 that the analog circuits require more layout methodologies to
implement a custom layout. The layout of the current steering DAC is shown in figure
3.35. The column encoder is placed on top of the current cell array. The row encoder
and the 4-bit binary weighted sub-DAC are placed on the right side of the current cell
array. It is evident from the figure 3.35 that the area occupied by binary-weighted subDAC is much smaller than the area occupied by thermometer encoded sub-DAC.
The current cells are surrounded by the power supply and ground rails. Two supplies
are used in this design are 𝑉𝐷𝐷 (1.2 Volts) and 𝑉𝐷𝐷2 (1.8 Volts). The thickness of the
rails depends on the current demands of the circuit and the current density of the metal
used. The rails laid out with 15µm thickness in this design. The long metal wires
introduce a parasitic delay that results in the degraded output. Hence, the routing metals
are sized thicker than the minimum width to reduce the effect of parasitics. Moreover,
higher-level metals are used to route the 𝑉𝐷𝐷 , 𝑉𝐷𝐷2, and 𝑉𝑆𝑆 to the current cells. An Htree structure is used to route the clock signal to drive a large load. The clock signal is
given to an inverter in the first stage which drives four inverters. Each of these four
inverters drives 16 current cells in the array. Furthermore, an array of vias are used for
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metal wires with a large width to make the contact resistance as small as possible. The
long parallel metal lines are spaced more than the minimum distance to avoid crosstalk.

Figure 3.35: Layout implementation of the 10-bit Current steering DAC.

3.4 Simulation Results
The DAC is designed with a digital supply voltage of 1.2 V, while the analog supply is
1.8V. The full-scale output current is 10mA and the output load resistor is 50Ω doubleterminated.
Schematic and layout of the designed current steering DAC were tested using the test
bench setup shown in figure 3.36. Digital input to the DAC is given from the output of
an ideal 10-bit ADC. Then, the differential output of the DAC is converted to singleended output using an ideal differential amplifier. Then, a low pass filter is used from
[1] to filter the DAC output. It filters the high frequency components in the output. The
ideal components (10-bit ADC and ideal differential amplifier) used in the test bench
are taken from the Cadence ahdlLib [1].
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Figure 3.36: Block diagram of the DAC test bench setup.

3.4.1 Dynamic Performance of DAC
It is a common practice to evaluate the dynamic performance of the DAC by doing the
Fast Fourier Transform (FFT) of the output. It was done by giving a single tone sinewave input to the ADC in the test bench and plotting the FFT of the DAC output. The
FFT allow us to evaluate the performance of the converter in the frequency domain
with accuracy.
To do the FFT effectively, coherent sampling was used. It is the sampling of a periodic
signal in which an integer number of cycles of the input signal fit into a predefined
sampling window. Coherent sampling reduces the spectral leakage and increases the
spectral resolution of the converter [24]. It gives the relationship between the input
frequency and the sampling frequency.
𝑓𝑖𝑛 𝑀
=
𝑓𝑠
𝑁

(3.5)

Where, 𝑓𝑖𝑛 is the input frequency, 𝑓𝑠 is the sampling frequency of the clock, M is the
number of cycles within the sampling window, and N is the number of captured
samples. The input frequency is chosen based on the coherency rules in [25] with 1024
samples and 1.2 GHz sampling frequency.
The differential output of the DAC is shown in figure 3.37 for 55.07 MHz input signal.
The outputs Vout and Vout’ are the differential outputs of the DAC. These outputs are
given to the ideal differential amplifier and Vout_d is the output from the differential
amplifier.
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Figure 3.37: DAC output waveform for 55.07 MHz input signal.
Figure 3.38 shows the FFT plot of the DAC output waveform. The fundamental signal
frequency is 55.07 MHz with the power of -11.00dB. The largest spur is at 445.25 MHz
with the power of -34.14 dB. Therefore, the SFDR of the for this input is 23.14 dB. The
SFDR is low since the layout suffers from the inevitable parasitic resistance and
capacitance. When the DAC is operating at high sampling rates, such as 1.2 GHz in this
case, large glitches would occur due the transitions of the current switches. The
increasing amplitude of the glitches greatly influence the output of the DAC and
reduces spur free dynamic range (SFDR) [29]. In addition, the harmonics of the input
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signal (2𝑓𝑖𝑛 , 3𝑓𝑖𝑛 …) due to nonlinear response cause large spurs in the FFT. Other spurs
caused by clock and clock harmonics interacting with each other and the input and input
harmonics.

Figure 3.38: FFT plot of the DAC output for 55.07 MHz input signal.
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Chapter 4: Conclusion
4.1 Conclusion
In this thesis, the layout implementation of a 10-bit segmented current steering DAC in
CMOS 90 nm technology is presented. The implemented layout of the DAC is based
on the schematic design of [1]. A few modifications were made it and the static and
dynamic performances were tested. Then, a custom layout of the designed DAC is
implemented. The functionality of the layout is verified using post layout simulations
in Cadence. The designed DAC can be operated at 1.2 GS/s.
The total area of the DAC layout is 0.166 µ𝑚2. Most of the DAC layout is occupied by
the thermometer encoded current cell array. The current cells are designed based on the
matching conditions. Mixed signal layout issues and techniques to reduce the effect of
parasitics were discussed. The circuits required to construct the DAC, such as the
current cells, latch, switch driver was designed based on these techniques.

4.2 Improvements
Careful attention is needed to implement the layout of a mixed signal circuit. The analog
circuits are vulnerable to noise. Whereas the digital circuits are very noisy. The digital
blocks in the mixed signal layout interfere with the highly sensitive analog blocks.
Several improvements could be done to reduce the noise in the layout and boost the
performance of the DAC. Proper isolation techniques could be employed to separate
the analog and digital cells in the layout to minimize the crosstalk.
Besides the conventional matching techniques, new matching techniques such as
ordered element matching, complete folding, and dynamic element matching could be
used to further improve the matching between the current cells and reduce the
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nonlinearity of the converter. In addition, high threshold transistors could be used for
current cell design to further alleviate the random mismatch errors and improve the
output impedance.
Clock is one of the crucial signals in high speed and high precision systems. Clock tree
and clock routing could be further optimized to have the lowest possible skew and
delay. Noise due to crosstalk on the clock signal line will degrade the SFDR
dramatically. Another issue is the Vdd and Ground bounce due to clock current pulse
on Vdd and Ground rails. Isolating the clock signal in the layout can improve the
performance but it is very difficult. Moreover, the SFDR of the DAC is deteriorated
due the delay related nonlinearities in the current cell array. Innovative approaches,
such as the DDC technique presented in [30] could be employed to reduce the impact
of distortions and increase SFDR of the DAC.
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